• Extraordinarily high levels of radiation and particle rates will be attained in the high-luminosity upgrades of the Large Hadron Collider experiments. The instantaneous luminosity will reach 5 ⋅ 10
• The CERN RD53 collaboration was founded in 2013 to investigate new technologies and architectures for future readout chips. The Italian Institute for Nuclear Physics (INFN), through CHIPIX65 Project, has been actively contributing to RD53, which served the purpose of testing design solutions by means of a small-scale demonstrator called CHIPIX65_FE0.
• One of the main requirements of the new HL-LHC readout chip is to guarantee sub-1000 electrons stable threshold operation. In order to satisfy this requirement, minimization of threshold dispersion is fundamental. In this work we present four threshold tuning algorithms and discuss their performance in terms of threshold dispersion and operation time together with some of the characterization results of the CHIPIX65 asynchronous front-end. Features:
CHIPIX65 Demonstrator
• Designed in 65 nm CMOS technology (chosen by RD53 collaboration for HL-LHC upgrades, which allows the designer to integrate a large number of in-pixel analog and digital functions) • 64 × 64 pixels matrix, divided into two 32 × 64 submatrices with 50 µm pitch, embodying two analog front-end architectures based on synchronous and asynchronous hit discriminator interfacing with a common digital readout and configuration scheme ToT clock
bit ToT counter
This front-end is designed according to RD53A requirements: capability of operating at a minimum threshold lower than 1000 e − , power consumption not exceeding 5 µW in a silicon area close to 1000 µm 2 and a mean equivalent noise charge (ENC) lower than 126 e − . Some of its features:
• Single amplification stage for minimum power dissipation • Charge sensitive amplifier with a gain stage featuring a folded cascode architecture, with two local feedback networks designed to increase the output small signal resistance • Krummenacher feedback, providing a constant current discharge of the feedback capacitor C F1,2 , to comply with the expected large increase in the detector leakage current after irradiation • High speed, low power current comparator • In-pixel threshold trimming DAC, based on a 4-bit binary weighted architecture, generating the current I DAC which adds to the current I th (equal for each pixel in the matrix) in order to obtain the same threshold in all matrix pixels (threshold dispersion minimization) 
Hit Efficiency
In this section 4 algorithms for threshold minimization are described. Goal: all matrix pixels must have a threshold as close as possible to a threshold selected by the user. In the figure, the error function curve used to fit hit efficiency data is reported: a represents the pixel threshold. Hit Efficiency
Given one pixel, this algorithm executes a complete charge scan for each DAC code. Injected charges ranges from 0 e − to 1500 e − . Data obtained from these scans, must be fitted with the function described in the Introduction in order to obtain the threshold for all pixels and DAC code combinations. For each pixel, the DAC code which sets the threshold as close as possible to sth is selected and saved in the array th_dac. For each DAC code, a fixed charge equivalent to the threshold sth, is injected in each pixel n times. The DAC code which allows to obtain a hit occupancy closer to 50 % is selected for that pixel. • Complexity: O(np ⋅ ncomb), Ω(np ⋅ ncomb) • Pros: Faster than algorithm 1, faulty pixels can be detected, easy implementation, optimal threshold dispersion minimization • Cons: Slower than algorithms 3 and 4
-Root to Leaf Binary Tree Scan
This algorithm is based on the binary search tree shown in figure below. Starting from a DAC code equal to ncomb/2, a fixed charge sth is injected in each pixel. At each step, the number of comparator hits is stored as an array element: this number defines the direction of the next branch, either up (≥ 50%) or down (< 50%). Lastly, the DAC code associated to a hit occupancy closest to 50 % is selected. 
-Bounded Binary Tree Scan
This algorithm is based on a binary search tree like algorithm 3. The user defines two values: smin and smax. Like in the last algorithm it start from a DAC code equivalent to ncomb/2 and a fixed charge sth is injected in each pixel. At each step, if the comparator hits are more than smax% the DAC code has to be greater (up in the binary tree), if they are less than smin% smaller (down in the binary tree), while if they are between smin% and smax% that DAC code is selected and the scan of next pixel starts. • Cons: Different couples smin and smax have to be tested in order to find the one which minimize the threshold dispersion (if the range is too wide tree leafs will never be reached, while if it's too narrow the algorithm will stop in the internal nodes, as shown in figures above); the obtained results could be not optimal. Different measurements, mainly concerned with threshold dispersion minimization have been performed on three chips. One of these has been tested after exposure to total ionizing doses (TID) up to 630 Mrad (SiO 2 ). Threshold dispersion at 600 e − , obtained with these four tuning algorithms, is reported in the table below (expressed in electrons). The picture on the left represents Chip 1 threshold distribution at high threshold before and after tuning (with Algorithm 2). In conclusion, test results confirm that threshold dispersion performance of the CHIPIX65 continuous-time analog front-end is compatible with the specifications set by the RD53 consortium, in view of the development of 65 nm CMOS readout pixel chips for the innermost detector layers of ATLAS and CMS. The algorithms 1 and 4 are not recommended; the first is computationally too slow, while threshold dispersion minimization in the second one could be not optimal. The algorithm 2 can detect faulty pixels but is slower than 3, which, instead, could give optimal results faster if all pixels work correctly. 
Results & Conclusions

